

## Latest Advancements in Motor Hardware-In-the-Loop Simulation (HILS) based on JMAG-RT

Simon Abourida  
Opal-RT Technologies, Inc.

### Abstract :

Motor HILS (Hardware-in-the-loop simulator) has been recognized for many years now as an essential design and testing tool of motor drives, for increased product reliability, shorter time to market and lower total design cost. However, there remained many needs of the motor HILS to be addressed. Among these needed features are: more accurate models, more powerful simulators with distributed processing, etc.

Finite-Element Analysis based motor HILS, resulting from the integration of JMAG-RTR tool with RT-LABR simulator, addresses and fulfills these requirements. JMAG-RT-based Motor HILS of a complete permanent magnet synchronous motor drive can be conducted today on RT-LAB HILS at sub-microsecond time steps on powerful new FPGA resulting in unprecedented simulation accuracy.

And the integration with multi-processor platform yields a full motor HILS with high accurate motor model, ultra-fast drive simulation and distributed multi-rate simulation enabling the integration of other parts of the designed system (electrical, mechanical, hydraulic, etc), for a complete system HILS.

The presentation discusses all these items and describes the latest advancements in motor HILS.

# Latest Advancements in Motor Hardware-In-the-Loop Simulation (HILS) based on RT-LAB & JMAG-RT


JMAG Users Conference 2010

Simon Abourida  
Date: 2010-11-10



## Abstract

- Motor HILS (Hardware-in-the-loop simulation)
- Integration of JMAG-RT® tool with RT-LAB® HILS simulator  
→ motor HILS at ~ 1 us
- All types of **faults** on the motor drive supported (open/short-circuit)
- Multi-processor HILS platform  
→ a large system HILS





## Outline

### A. Overview

- ❖ Introducing Opal-RT
- ❖ Hardware-In-the-Loop Simulation → RT-LAB
- ❖ Finite-Element Analysis → JMAG-RT
- ❖ JMAG-RT & RT-LAB

### B. Latest Advancements

- ❖ FPGA-based Motor HILS
- ❖ Features
- ❖ Fault modes
- ❖ HILBox OP5600




Latest Advancements in Motor Hardware-In-the-Loop Simulation (HILS)  
based on RT-LAB & JMAG-RT

## A. OVERVIEW



## Introduction of Opal-RT



## Real-Time Digital Simulators

**Rapid Control Prototyping**  
**Hardware-In-the-Loop simulation**


Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved

JMAG Users Conference 2010

5



## Opal-RT Products



Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved


JMAG Users Conference 2010

6




## eDRIVESim : Motor Drive RT Simulator


Motor Drive




Multi-Level Converter



Matrix Converter



Doubly-Fed IM



Motor  
& Power  
Electronics  
Libraries



eDRIVESim

Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved


JMAG Users Conference 2010

7




## eMEGAsim : Power System RT Simulator


STATCOM



HVDC



Power Grid




Power  
System  
Libraries



eMEGAsim

SVC



Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved

JMAG Users Conference 2010

8



## Applications Versus RT-LAB Real-Time Simulators

Electrical Applications vs. Real-Time Digital Simulator Product Family					
	RT-LAB	eDRIVESim	eMEGAsim		
	B-Series	C-Series	D-Series	E-Series	F-Series
<b>Controllers</b>					
Prototype Controllers	✓	✓	✓	✓	✓
Mechatronics Systems	✓	✓	✓	✓	✓
<b>Power Electronics</b>					
Motor Drives	✓	✓	✓	✓	✓
Voltage Source Converters	✓	✓	✓	✓	✓
AC-Fed Drives	✓	✓	✓	✓	✓
Multi-Level & Matrix Converters	✓	✓	✓	✓	✓
Train Traction Systems	✓	✓	✓	✓	✓
<b>Power Systems</b>					
AC Grids & Protection Systems	✓	✓	✓	✓	✓
Thyristor-based HVDC & FACTS	✓	✓	✓	✓	✓
IGBT-based AC/DC converters and FACTS	✓	✓	✓	✓	✓
Windfarm AC/DC Grids	✓	✓	✓	✓	✓
Smart Grids	✓	✓	✓	✓	✓
Ships and Aircrafts	✓	✓	✓	✓	✓

Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved



JMAG Users Conference 2010

9




## Hardware-In-the-Loop Simulation


- ❖ **Hardware In-the-Loop Simulation (HILS)**
  - Real-time simulator is connected to actual hardware
- ❖ **Electric Motor HILS**
  - Hardware in the loop with electric motor drive simulated on the HILS, and connected to actual/prototype controller



Multi-Level Motor Drive



Industrial Motor Drive



PMSM Motor Drive


Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved

JMAG Users Conference 2010

10



## RT-LAB HIL Simulator



## RT-LAB HIL Simulator - Features



- ❖ PC- & FPGA-based, multi-processor, multi-core
- ❖ Simulink model-based design
- ❖ Inputs/Outputs:
  - Ultra-fast FPGA-based I/Os
  - Digital, analog, PWM, encoders, resolvers, etc
- ❖ Real-Time OS (Real-Time Linux, QNX)
- ❖ Very fast sample times:
  - Intel & AMD Processor Target: 5 - 10  $\mu$ s
  - Xilinx FPGA Target: 0.2 – 2.0  $\mu$ s (Model update at: 5-20 ns)


### Features

- ❖ **Speed:** Very small simulation step down to 0.25  $\mu$ s (FPGA), 8  $\mu$ s (PC processor)
- ❖ **Scalability:** Support of complex simulations with modular distributed processing:
  - On multi-processors
  - On multi-cores
  - On multiple FPGA boards
- ❖ **Accuracy:**
  - Different types of electric motors (PMSM, BLDC, IM)
  - Inverter dead-time, Regenerative braking
  - Fault conditions and modes
  - Modeling of saturation effects of magnetic material using Finite Element-based model in real-time (from JMAG-RT)





## FEA-based Simulation compared to formula conventional model




Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved

JMAG Users Conference 2010

13



## How JMAG-RT is integrated in RT-LAB simulator



Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved

JMAG Users Conference 2010


14





## FPGA-Based motor HILS - Description

- ❖ Complete motor drive:
  - DC link, inverter, motor
  - Internal PWM generator for autonomous testing
  - PWM input capture and analog outputs
  - Different angle sensors emulated: Incremental, Resolver, Hall effect
  - Mechanical load can be easily added on CPU
- ❖ Motor model is based on **JMAG-RT®**
- ❖ Implemented on powerful Virtex 6 FPGA (also Virtex 2, and Virtex 5)
- ❖ Completely designed in Simulink® and **Xilinx® Blockset**
- ❖ No VHDL coding; and is easily **modifiable by the user**




Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved

JMAG Users Conference 2010

15



## Model Structure in RT-LAB




Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved

JMAG Users Conference 2010

16



## Example Model - HEV




Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved

JMAG Users Conference 2010

17



## Typical Simulink Model for FPGA on RT-LAB



Link to CPU model

The example model:

- multiplies two numbers coming from another subsystem (DataIN)
- adds a number coming directly from the digital input block (DIN)
- the result is sent to the analog output (DAC-AO)
- and sent to other RT-LAB subsystems (DataOUT)


Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved

JMAG Users Conference 2010

18



## Modeling for FPGA from within Simulink – PMSM Drive




Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved

JMAG Users Conference 2010

19



## Modeling for FPGA from within Simulink – Dead Time Example



Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved

JMAG Users Conference 2010

20



## Motor Drive Library for FPGA

- ❖ Opal-RT delivers a library of advanced motor drive models.
- ❖ This library of FPGA models contains :
  - PMSM machine
  - BLDC machine
  - JMAG-based PMSM model
  - 3-phase inverter model
  - Internal PWM modulator with dead-time
  - Resolver encoder, resolver-to-digital decoder
  - Quadrature encoder
  - Hall effect sensor



Latest Advancements in Motor Hardware-In-the-Loop Simulation (HILS)  
based on RT-LAB & JMAG-RT


## B. LATEST ADVANCEMENTS



## FPGA-Based Simulation with JMAG-RT and RT-LAB


### Previously (2005+)

- FPGA:
  - FPGA Virtex 2 Pro
- Model:
  - Motor data on CPU
  - Motor model on FPGA
  - Motor data sent to FPGA
  - Data interpolated on FPGA



### Latest Advancement (2009/2010)

- FPGA:
  - Virtex 5
  - Virtex 6
- Model:
  - Complete motor (model + RTT data) on FPGA
  - Room for additional circuitry & functions on the FPGA
  - Option to simulate two motor drives on FPGA




Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved

JMAG Users Conference 2010

23



## RT-LAB FEA-based PMSM Drive implementation on Virtex-6 FPGA



Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved

JMAG Users Conference 2010


24





## Motor Simulator Timings & Latency

- ❖ Timing - The PMSM drive model :
  - runs with an equivalent **5 nanosecond** time step (200 MHz Virtex-6 FPGA card)
  - has an update of **200 - 300 nanoseconds** (PMSM machine DC-link and inverter)
  - The motor drive is directly connected to digital inputs and analog outputs with 1 microsecond settling time on the FPGA card and has a resulting total hardware-in-the-loop latency of **1.2 - 1.5 microseconds**
- ❖ Total Delay “from Timed Digital Inputs to Analog Outputs”
- ❖ Motor drive HILS: “from Gate Signal Inputs to Current Outputs”
- ❖ Latency (maximum values)
  - CPU Target →  $2.T_s - 3.T_s$
  - FPGA Target →  $1.2 - 1.3 \mu s$   
( $T_s$  : Time Step)




Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved

JMAG Users Conference 2010

25



## Total Latency Measurement



Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved



JMAG Users Conference 2010

26




## Additional Features and Modes in RT-LAB HILS


- ❖ The HIL simulation of two motor drives on the same FPGA board (Virtex 6) is supported



- ❖ Regenerative braking is supported (when electric braking energy is sent back from the PMSM back to the battery through the inverter)



- ❖ The DC link in front of the inverter can be modeled with its Inductance and capacitance equivalent circuit



Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved


JMAG Users Conference 2010

27



## Additional Features in RT-LAB HILS → SimPowerSystems

- ❖ Optional Interface with SimPowerSystem  
(Special solver developed by Opal-RT for real-time)



Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved

JMAG Users Conference 2010

28








## Fault modes

❖ The PMSM drive model support all these types of faults:

- IGBT open/short-circuit
- Diode open/short-circuit
- Motor stator short-circuits (phase-GND, phase-phase)
- DC-link short-circuit





## Example: Open Stator Test





## Example: Phase to Ground Short Circuit




Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved

JMAG Users Conference 2010

31



## Simulator Chassis



Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved

JMAG Users Conference 2010

32



## New HILS platform: OP5600

### High-Performance and Open Hardware System

- Multi-Core INTEL processor
- 4 or 5 cores up to 3.3 GHz
- PCI Express, 7  $\mu$ s model step
- Real-time LINUX or QNX

### Two FPGA Options

- SPARTAN3 for Fixed-point models
- Virtex 6 for floating-point large models

### Large VIRTEX-6 FPGA with on-board memory

- Can simulate two JMAG Motor models
- 160 -200 ns model step
- 1.3  $\mu$ s from gate pulse to motor current output
- Floating point powerful solvers
- User programmable (option)

### Configurable I/O directly controlled by FPGA

- Up to 96 fast analog I/O, 500 ns, 1  $\mu$ s or 2.5  $\mu$ s
- Up to 192 fast discrete IO, 5V to 30V, <100 ns
- Integrated analog signal conditioning

Front-end I/O signal monitoring with mini BNC connectors

Back-end I/O Connectors



Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved


JMAG Users Conference 2010

33



## Conclusions

- ❖ The combination of RT-LAB & JMAG-RT gives the user the most advanced motor HILS
- ❖ JSOL and Opal-RT are pioneers in answering the needs of the motor drive **design** and **testing** by continuously being at the forefront of new developments



Copyright (c) 2010 Opal-RT Technologies. All Rights Reserved

JMAG Users Conference 2010

34



## Thank you !



## References

- ❖ IEA - Status Overview of Hybrid and Electric Vehicle technology (2007)
- ❖ JSOL Corporation (<http://www.jmag-international.com/>)
- ❖ The Mathworks (<http://www.mathworks.com/>)
- ❖ [U.S. Department of Energy](#)
- ❖ DENSO CORPORATION  
(<http://www.globaldensoproducts.com/dcs/epss/index.html>)