Leveraging JMAG-RT and FEA-based Models for High Fidelity Real-Time Test in FPGA


Ben Black National Instruments ben.black@ni.com

Abstract :

Real-time test in the area of power electronics provides unique challenges that are difficult to address with traditional hardware-in-the-loop (HIL) systems. The high speed discrete switching states of power electronics systems mean that the simulation system needs to run on the order of 1 us to provide useful numerical results, and the benefits during algorithm development are directly related to the fidelity of the model. A good test system allows a control engineer to speed up the design cycle by allowing control testing to start without physical hardware, to test novel control algorithms without endangering hardware and to see potentially un-measureable parameters within the system. To address these issues and to provide a platform for HIL testing of electric motor systems, National Instruments has partnered with JSOL Corporation and developed field programmable gate array (FPGA) models that use JMAG-RT as a means to deploy the high-fidelity of an FEA simulation into the high speed of a FPGA processing node.

Leveraging JMAG-RT and FEAbased Models for High Fidelity Real-Time Test in FPGA

Dr. Ben Black System Engineer National Instruments



Electric Motor Presence



Automotive



Off-Highway



Energy





Aerospace

ni.com




NI Vision for Power Electronics






Electric Motor Testing: Traction ECU



Why is HIL important?

- Parallel controller development
- Decreased controller tuning time
- Protection of expensive prototype motors
- Ability to safely complete potentially destructive tests






JMAG RT Add-Ons for LabVIEW and NI VeriStand




ni.com






JMAG High Fidelity Simulation



Creating High Fidelity Models





Model	Execution	Simulation	Real-Time
	Target	Fidelity	Simulation Speed
FEA with	Windows	High	Non-RT: Minutes
JMAG			to hours
DQ Model	Real-Time	Low	20-30 us
with			
Constant	NI FPGA	Medium	1-2 us
Parameters			
DQ Model	Windows	Medium	20-30 us
with JMAG-	Real-Time		
RT	NI FPGA	Medium	2-3 us
JMAG Spatial	Windows	Medium	20-30 us
Harmonic	Real-Time		
Model	NI FPGA	High	~1 us
	Hardware		

ni.com

NATIONAL INSTRUMENTS

JMAG-RT Versus FPGA





The set of the set of

EME Motor Model Phase Emulation Inverter Interface Sensor Emulation E-Motor Emulator Power Stage Interface NATIONAL ni.com **NI Vision for Power Electronics Graphical Co-Simulation Power Electronics Testing** (Multisim, LabVIEW FPGA) (Bloomy Energy, PXI) Physical 8 24 8 Design Testing HIL **Rapid Control Prototyping** Prototyping Validation (Multicore CompactRIO, SIT) **Real-Time HIL Simulation** (JMAG, KGC, SET, FlexRIO, VeriStand) Deployment **Commercial Deployment** (General Purpose Inverter Controller)_{Mezzanine Card} roarid Inverter Contro --13

Future Investments

- Further integration with JMAG-RT motor types
- Advanced, non-linear inverter models
 - Importing models from other environments
 - Lookup table-based inverter models
- Variable time step, energy-based inverter model

ni.com	
Summary	

- JMAG Add-on For VeriStand and LabVIEW
- Modeling Options
 - Micro-processor based model (20-30 usec)
 - FPGA-based d-q model with constant parameters (<1 usec)
 - FPGA-bsed d-q model with JMAG Addon (~1 usec)
 - FPGA-based Spatial Harmonic Model with JMAG (~1 usec)
- High-Fidelity motor emulation with SET

ni.com

